## WALK THROUGH

Introduction to Logic Design is written with the student in mind. The focus is on the fundamentals and teaching by example. The author believes that the best way to learn logic design is to study and solve a large number of design problems, and that is what he gives students the opportunity to do. In keeping with the student focus, the following features contribute to this goal.

Examples Numerous easy-to-spot examples that help make concepts clear and understandable are integrated throughout each chapter.



The four essential prime implicants are shown on the second map, leaving three 1 's to be covered:

$$
F=A^{\prime} C^{\prime} D^{\prime}+A C^{\prime} D+A^{\prime} C D+A C D^{\prime}+\cdots
$$

These squares are shaded on the right-hand map. The three other prime implicants, all groups of four, are also shown on the right-hand map. Each of these covers two of the remaining three 1 's (no two the same). Thus, any two of $B^{\prime} D^{\prime}, A B^{\prime}$, and $B^{\prime} C$ can be used to complete the minimum SOP expression. The resulting three equally good answers are
$F=A^{\prime} C^{\prime} D^{\prime}+A C^{\prime} D+A^{\prime} C D+A C D^{\prime}+B^{\prime} D^{\prime}+A B$
$F=A^{\prime} C^{\prime} D^{\prime}+A C^{\prime} D+A^{\prime} C D+A C D^{\prime}+B^{\prime} D^{\prime}+B^{\prime} C$
$F=A^{\prime} C^{\prime} D^{\prime}+A C^{\prime} D+A^{\prime} C D+A C D^{\prime}+A B^{\prime}+B^{\prime} C$

### 7.5 SOLVED PROBLEMS

1. For the following state table and state assignment, show equations for the next state and the output.


We will first construct a truth table and map the functions.

| $\boldsymbol{q}$ | $\boldsymbol{x}$ | $\boldsymbol{q}_{1}$ | $\boldsymbol{q}_{\mathbf{2}}$ | $z$ | $\boldsymbol{q}_{1}^{\star}$ | $\boldsymbol{q}_{2}^{\star}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $C$ | 0 | 0 | 0 | 1 | 1 | 1 |
| $A$ | 0 | 0 | 1 | 1 | 0 | 0 |
| - | 0 | 1 | 0 | $\times$ | $\times$ | $\times$ |
| $B$ | 0 | 1 | 1 | 0 | 1 | 1 |
| $C$ | 1 | 0 | 0 | 0 | 0 | 0 |
| $A$ | 1 | 0 | 1 | 0 | 0 | 1 |
| $\bar{B}$ | 1 | 1 | 0 | $\times$ | $\times$ | $\times$ |
|  | 1 | 1 | 1 | 1 | 0 | 1 |

Solved Problems A hallmark feature $\qquad$ of this book, the extensive set of solved problems found at the end of every chapter gives students the advantage of seeing concepts applied to actual problems.

Color Color is used as a powerful pedagogical aid throughout.

Karnaugh Maps The liberal use of Karnaugh maps helps students grasp the basic principles of switching algebra.

End-of-Chapter Tests "Test Yourself" sections, also identifiable by a shaded bar, are designed to help students measure their comprehension of key material. Answers to tests can be found in Appendix C.


### 7.7 CHAPTER 7 TEST (75 MINUTES)

1. For the following state table, design a system using a $D$ flip flop for $A$, a $J K$ flip flop for $B$, and AND, OR, and NOT gates. Show the flip flop input equations and the output equation; you do NOT need to draw a block diagram.

2. For the following state table and state assignment, design a system using an $S R$ flip flop for $q_{1}$ and a $J K$ flip flop for $q_{2}$. Show the flip flop input equations and the output equation; you do NOT need to draw a block diagram.
6.6 EXERCISES
3. For each of the following state tables, show a state diagram and complete the timing trace as far as possible (even after the inpu is no longer known)

a. |  | $\boldsymbol{q}_{1}^{\boldsymbol{*}} \boldsymbol{q}_{\mathbf{2}}^{\boldsymbol{*}}$ |  | $z$ |  |
| :---: | :---: | :---: | :---: | :---: |
| $q_{1} \boldsymbol{q}_{\mathbf{2}}$ | $\boldsymbol{x}=\mathbf{0}$ | $\boldsymbol{x}=\mathbf{1}$ | $\boldsymbol{x}=\mathbf{0}$ | $\boldsymbol{x}=\mathbf{1}$ |
| 00 | 01 | 00 | 0 | 1 |
| 01 | 10 | 11 | 0 | 0 |
| 10 | 00 | 00 | 1 | 1 |
| 11 | 01 | 01 | 1 | 0 |

$x \quad 101110001$
$q_{1} 0$

Design Design using standard small- and medium-scale integrated circuit packages and programmable logic devices is a key aspect of the book.

15. Design a 1 -bit decimal adder, where decimal digits are stored in excess 3 code.

When you add the two codes using a binary adder, the carry is always correct. The sum must be corrected by adding +3 if there is no carry or -3 if there is a carry.

|  | 0011 | 0 | 1010 | 7 |
| ---: | ---: | ---: | ---: | ---: |
| 0 | $\frac{0100}{0111}$ | $\underline{1}$ | $\underline{1001}$ | $\underline{6}$ |
| -3 | $\frac{1101}{0011}$ |  | $+3 \frac{0011}{0110}$ | 13 |



### 4.6 PRIME IMPLICANT TABLES FOR MULTIPLE OUTPUT PROBLEMS

Having found all of the product terms, we create a prime implicant table with a separate section for each function. The prime implicant table for the first set of functions of the last two sections

$$
\begin{gathered}
f(a, b, c)=\sum m(2,3,7) \\
g(a, b, c)=\sum m(4,5,7)
\end{gathered}
$$

is shown in Table 4.9. An X is only placed in the column of a function for which the term is an implicant. (For example, there is no $X$ in column 7 of $g$ or for term $D$.) Essential prime implicants are found as before ( $a^{\prime} b$ for $f$ and $a b^{\prime}$ for $g$ )

Table 4.9 A multiple output prime implicant table.

|  | \$ |  | $\begin{aligned} & \sqrt{ } \\ & 2 \end{aligned}$ | $\begin{aligned} & f \\ & \sqrt{ } \\ & 3 \end{aligned}$ | 7 | $\begin{aligned} & \sqrt{ } \\ & 4 \end{aligned}$ | $g$ $\sqrt{ }$ $5$ | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 111 | 4 | A |  |  | X |  |  | X |
| 01 -* | 3 | B | X | X |  |  |  |  |
| 10 -* | 3 | C |  |  |  | X | X |  |
| - 11 | 3 | D |  | X | X |  |  |  |
| 1-1 | 3 | E |  |  |  |  | X | X |

Complete Examples Marcovitz features six complete examples, from word problem to design, in Appendix E. $\quad \nabla$

EXAMPLE E.4 changes whenever there have been two consecutive 0 inputs. The system output is initially 0 . Implement it with JK flip flops and NAND.

## Sample

x 11100100100010110100000
$z \quad 00001111100001111111111111010$
From the sample timing trace, it is clear that when there are more than two consecutive 0 inputs, the output keeps changing.

There are two nowhere states, $A$ where the output is 0 and $B$ where the output is one. In either of these states, a 1 input leaves the state unchanged, and a 0 input moves ahead. The other two states are $C$, where the output is still 0 , but there has been a 0 input and $D$, where the output is still 1. This leads to the following state diagram.


Labs Four types of laboratory experiments help to integrate practical circuits with theory. Students can take advantage of traditional hands-on hardware experiments, experiments designed for WinBreadboard/ MacBreadboard (a virtual breadboard), and simulation laboratory exercises using the circuit capture program LogicWorks.

24. Design a serial adder to add two 4-bit numbers. Each number is stored in a 7495 shift register.


Load them using the parallel load capability. You must clear the carry storage flip flop before starting. Use a pulser for the clock and a switch to control whether it is loading or shifting. Display the contents of the lower shift register

## Multiple Output Problems Techniques

for solving multiple output problems are shown using the Karnaugh map, Quine-McCluskey, and iterated consensus.

