## Appendix F

## Selected Solutions

## F. 5 Chapter 5 Solutions

5.1 (a) ADD

- operate
- register addressing for destination and source 1
- register or immediate addressing for source 2
(b) JMP
- control
- register addressing
(c) LEA
- data movement
- immediate addressing
(d) NOT
- operate
- register addressing
5.3 Sentinel. It is a special element which is not part of the set of allowable inputs and indicates the end of data.
5.5 (a) Addressing mode: mechanism for specifying where an operand is located.
(b) An instruction's operands are located as an immediate value, in a register, or in memory.
(c) The 5 are: immediate, register, direct memory address, indirect memory address, base + offset address. An immediate operand is located in the instruction. A register operand is located in a register (R0-R7). A direct memory address, indirect memory address and base + offset address all refer to operands locate in memory.
(d) Add R2, R0, R1 = register addressing mode.
5.701111 (decimal 15)
5.9 (a) Add R1, R1, \#0 $=>$ differs from a NOP in that it sets the CC's.
(b) BRnzp \#1 $=>$ Unconditionally branches to one after the next address in the PC. Therefore no, this instruction is not the same as NOP.
(c) Branch that is never taken. Yes same as NOP.
5.11 No. We cannot do it in a single instruction as the smallest representable integer with the 5 bits available for the immediate field in the ADD instruction is -16 . However this could be done in two instructions.
5.13 (a) 0001011010100000 (ADD R3, R2, \#0 )
(b) 1001011011111111 (NOT R3, R3 ) 0001011011100001 (ADD R3, R3, \#1 ) 0001001010000011 (ADD R1, R2, R3 )
(c) 0001001001100000 (ADD R1, R1, \#0 )
or
0101001001111111 (AND R1, R1, \#-1)
(d) Can't happen. The condition where $\mathrm{N}=1, \mathrm{Z}=1$ and $\mathrm{P}=0$ would require the contents of a register to be both negative and zero.
(e) 0101010010100000 (AND R2, R2, \#0)

```
5.151110 001 000100000 ( LEA R1, 0x20 ) R1 <- 0x3121
    0010 010 000100000 ( LD R2, 0x20 ) R2 <- Mem[0x3122] = 0x4566
    1010 011 000100001 ( LDI R3, 0x20 ) R3 <- Mem[Mem[0x3123]] = 0xabcd
    0110100 010 000001 ( LDR R4, R2, 0x1 ) R4 <- Mem[R2 + 0x1] = 0xabcd
    1111000000100101 ( TRAp 0x25 )
```

5.17 (a) LD: two, once to fetch the instruction, once to fetch the data.
(b) LDI: three, once to fetch the instruction, once to fetch the data address, and once to fetch the data.
(c) LEA: once, only to fetch the instruction.
5.19 PC-64 to $\mathrm{PC}+63$. The PC value used here is the incremented PC value.
5.21 The Trap instruction provides 8 bits for a trap vector. That means there could be $2^{8}=256$ trap routines.
5.23

```
x30ff 1110 0010 0000 0001 (LEA R1, #1) R1 <- 0x3101
x3100 0110 010 001 00 0010 (LDR R2, R1, #2) R2 <- 0x1482
x3101 1111 0000 0010 0101 (TRAP 0x25)
x310200010100 0100 0001
x31030001 0100 1000 0010
```

```
5.25 1001 100 011 111111 ; (NOT R4, R3)
0001 100 100 1 00001 ; (ADD R4, R4, #1)
0001 001 100 0 00 010 ; (ADD R1, R4, R2)
0000 010 000000101 ; (BRz Done)
0000100 000000001 ; (BRn Reg3)
0000 001 000000010 ; (BRp Reg2)
0 0 0 1 0 0 1 0 1 1 ~ 1 ~ 0 0 0 0 0 ~ ; ~ ( R e g 3 ~ A D D ~ R 1 , ~ R 3 , ~ \# 0 )
0000111 000000001 ; (BRnzp Done)
0 1 0 1 0 0 1 0 1 0 ~ 1 ~ 0 0 0 0 0 ~ ; ~ ( R e g 2 ~ A D D ~ R 1 , ~ R 2 , ~ \# 0 ) ~
1111 0000 0010 0101 ; (Done TRAP 0x25)
```

5.27 Four different values: xAAAA, x30F4, x0000, x0005
5.29 (a) LDR R2, R1, \#0;load R2 with contents of location pointed to by R1

STR R2, R0, \#0 ;store those contents into location pointed to by R0
(b) The constituent micro-ops are:

MAR $<-$ SR
$\operatorname{MDR}<-\operatorname{Mem}[M A R]$
MAR $<-$ DR
$\operatorname{Mem}[\operatorname{MAR}]<-\operatorname{MDR}$
5.31 0x1000: 0001101000111000
5.33 It can be inferred that R5 has exactly 5 of the lower 8 bits $=1$.
5.35 The IR, SEXT unit, SR2MUX, Reg File and ALU implement the ADD instruction, alongwith NZP and the logic which goes with it.
5.37 Memory, MDR, MAR, IR, PC, Reg File, the SEXT unit connected to IR[8:0], ADDR2MUX, ADDR1MUX set to PC, alongwith the ADDER they connect to, and MAXMUX and GateMARMUX implement the LDI instruction, alongwith NZP and the logic which goes with it.
5.39 IR, PC, Reg File, the SEXT unit connected to IR[8:0], ADDR2MUX, ADDR1MUX set to PC, alongwith the ADDER they connect to, and MAXMUX and GateMARMUX implement the LEA instruction, alongwith NZP and the logic which goes with it.
5.41 (a) Y is the P Condition code.
(b) Yes. The error is that the logic should not have the logic gate A. X should be one whever the opcode field of the IR matches the opcodes which change the condition code registers. The problem is that X is 1 for the BR opcode (0000) in the given logic.

