

# ANSWERS TO SELECTED PROBLEMS

## CHAPTER 1

- 1.1 (a) Analog            (b) Digital            (c) Analog            (d) Digital  
 (e) Analog            (f) Digital            (g) Digital
- 1.2 (c) (i) AND            (ii) OR            (iii) NOT            (iv) EX-OR

1.4 (a)

Inputs		Output
<i>A</i>	<i>B</i>	<i>Y</i>
0	0	1
0	1	0
1	0	0
1	1	0
NOR		

(b)

Inputs		Output
<i>A</i>	<i>B</i>	<i>Y</i>
0	0	1
0	1	1
1	0	1
1	1	0
NAND		

(c)


Inputs		Output
<i>A</i>	<i>B</i>	<i>Y</i>
0	0	0
0	1	0
1	0	0
1	1	1
AND		

(d)

Inputs		Output
<i>A</i>	<i>B</i>	<i>Y</i>
0	0	0
0	1	1
1	0	1
1	1	1
OR		


- 1.6 (a) NAND, NOR            (b) AND            (c) NAND            (d) OR

1.13



- 1.14 (a)  $A \cdot B = B \cdot A$  Commutative  
 $(A \cdot B) \cdot C = A \cdot (B \cdot C)$  Associative  
 (b)  $A + B = B + A$  Commutative  
 $(A + B) + C = A + (B + C)$  Associative  
 (c)  $A \oplus B = B \oplus A$  Commutative  
 $(A \oplus B) \oplus C = A \oplus (B \oplus C)$  Associative

1.16



1.18  $2^N$

- 1.19 (a) – (i) 14  
 1.20 (a) (i) 7408, 7432 (ii) 7400  
 (b) (i) 7432, 7408 (ii) 7402

1.21 Logic Circuit A


$0.4 \text{ V} = 0$   
 $2 \text{ V} = 1$

Logic Circuit B

$-0.75 \text{ V} = 1$   
 $-1.55 \text{ V} = 0$

1.22

Inputs			Output			
<i>A</i>	<i>B</i>	<i>C</i>	<i>AND</i> (a)	<i>OR</i> (b)	<i>NAND</i> (c)	<i>NOR</i> (d)
0	0	0	0	0	1	1
0	0	1	0	1	1	0
0	1	0	0	1	1	0
0	1	1	0	1	1	0
1	0	0	0	1	1	0
1	0	1	0	1	1	0
1	1	0	0	1	1	0
1	1	1	1	1	0	0



1.25 (a) Active-high

(b) Active-low

(c) Active-high

(d) Active-low


1.26 (a) Active-low

(b) Active-high


(c) Active-low

(d) Active-high

1.29 (a) Yes




(c) Yes




(e) No

(b) Yes



(d) Yes



(f) No

## CHAPTER 2

2.1 (a) 57 (b) 41 (c) 254 (d) 100

(e) 13.1875 (f) 10.625 (g) 0.875

2.2 (a) 100101 (b) 11111111 (c) 1111

(d) 11010.01 (e) 1011.11 (f) 0.00011001

2.3 (a) 11000 (b) 10000.0001

2.5 (a)  $(567)_8 = (101110111)_2$ (b)  $(371)_8 = (011111001)_2$ (c)  $(33.1)_8 = (011011.001)_2$ 2.6 (a)  $(334.52)_8 = (220.65625)_{10}$ (b)  $(123.25)_8 = (83.328125)_{10}$ (c)  $(263)_8 = (179)_{10}$ 2.7 (a)  $(177)_{16} = (000101110111)_2$ (b)  $(F9)_{16} = (11111001)_2$ (c)  $(1B.2)_{16} = (00011011.0010)_2$ 

2.9 (a) 01000110

(b) 001100100111.10001001

(c) 00100000.001100000101

2.10 (a) 01111001

(b) 011001011010.10111100

(c) 01010011.011000111000

2.11 111001

2.12 100111001011000011101100101000

2.16 (a) 6 (b) 8

2.19  $100 \times 20 \times 8$  bits

2.20 924 bits

2.21 Code  $A$  has a minimum distance of 2 and its parity is odd. The words to be added are 0111, 1011, 1101, and 1110.

2.22 4; 1, 2, 4, and 8

2.23

Decimal digit	Position →	1	2	3	4	5	6	7
		$p_1$	$p_2$	$n_1$	$p_3$	$n_2$	$n_3$	$n_4$
0		1	1	0	1	0	0	0
1		0	0	0	0	0	0	1
2		1	0	0	0	0	1	0
3		0	1	0	1	0	1	1
4		0	1	0	0	1	0	0
5		1	0	0	1	1	0	1
6		0	0	0	1	1	1	0
7		1	1	0	0	1	1	1
8		0	0	1	1	0	0	0
9		1	1	1	0	0	0	1

2.24 (a) 1

2.25 (a) 111101001010

(b) 000000000000

(c) 111011101111

2.26 (a) 01011010

(b) 10000110

(c) 11110100

## CHAPTER 3

3.2 (a) 36 mV (b) 5.14%

3.3 (a) 5.232 mA (b) 161.6%

3.4 119.73 mV

3.5 (a)  $10^{-9}$  C (b) 1.099  $\mu$ s

3.6 (a)

<i>A</i>	<i>B</i>	<i>Y</i>
LOW	LOW	LOW
LOW	HIGH	HIGH
LOW	LOW	HIGH
HIGH	HIGH	HIGH

(b) OR operation

3.7 (a) Active region; Saturation region

(b) 4.7 k $\Omega$ (c) 127.27 k $\Omega$ 3.8 (a)  $V_{BB} \leq 0.5$  V(b)  $0.5$  V  $< V_{BB} < 3.25$  V(c)  $V_{BB} \geq 3.25$  V

3.9 233.3

3.10 Active region

$$I_C = 8.43 \times 10^{-2} \text{ mA}, I_E \approx -8.43 \times 10^{-2} \text{ mA}$$

$$I_b = 8.43 \times 10^{-4} \text{ mA}$$

- 3.12 (a) 1.05 V (b) 3.8 V (c) 0.3 mA  
 3.13 (a) 5 V (b) 0 V (c) 0 V (d) NOR  
 3.14 (a) Saturation region (b) Saturation region  
 (c) Active region  
 3.15 NO  
 3.17  $\frac{R_C}{2} C_o$

## CHAPTER 4

4.1 16.48 mW

4.2 (a) (b)	$h_{FE} = 10$		$h_{FE} = 20$	
	Noise margin		Noise margin	
$N$	$V_o$	$ \Delta 1 $	$V_o$	$ \Delta 1 $
5	1.14	0.1	1.14	0.22
6	1.09	0.05	1.09	0.17
7	1.055	0.015	1.055	0.135
8	< 1.04	Load gate transistors not in saturation	1.026	0.106
9	< 1.04		0.997	0.077
10	< 1.04		0.984	0.064

- (c) fan-out and noise margin increases with  $h_{FE}$ .  
 (d) Noise margin decreases with N.
- 4.3 (a) 10  
 4.4 (c) 32 mA  
 4.6 26  
 4.9 (a) 35  
 (b)  $\Delta 1 = 0.7 \text{ V}$ ,  $\Delta 0 = -3.4 \text{ V}$   
 (c) 12.045 mW  
 4.10 (a)  $\Delta 1 = 7 \text{ V}$ ,  $\Delta 0 = -7.2 \text{ V}$   
 (b) 76  
 (c) 29.48 mW  
 4.13 (a) 3.532 mA (b) 1.025 mA (c) 42.385 mA  
 4.18  $0.72 \text{ k}\Omega \leq R_C \leq 1.74 \text{ k}\Omega$   
 4.33 Yes  
 4.34 Yes

## CHAPTER 5

5.1 (a)


Switch		Light
$S_1$	$S_2$	$L$
0	0	0
0	1	1
1	0	1
1	1	0

5.2 (b)  $f = BC + BD$


5.3 (b)  $f_1 = (\bar{B} + C + D)(\bar{A} + \bar{B} + C)(\bar{A} + B + D)$   
 $(A + B + \bar{D})(A + \bar{B} + \bar{C})$

$f_2 = (A + \bar{C})(A + B)(\bar{A} + C + \bar{D})(B + \bar{D})$

5.4 (a)



(b)



5.5 (a) one – 7410

(b)  $1\frac{1}{3}$  – 7427

5.6 One – 7427

5.7 (c)  $f = A + C$ 5.8 (a)  $f_1 = (A \oplus B) \odot (C \oplus D)$ (b)  $f_2 = \bar{A}\bar{B} + AB\bar{D} + ACD$ 5.9  $E_0 = \bar{A}$  $E_1 = BA + \bar{B}\bar{A}$

$$E_2 = C\bar{B}\bar{A} + \bar{C}A + \bar{C}B$$

$$E_3 = D + CA + CB$$

$$5.10 \quad A = \bar{E}_0$$

$$B = \bar{E}_1E_0 + E_1\bar{E}_0$$

$$C = \bar{E}_2\bar{E}_1 + E_2E_1E_0 + E_3E_1\bar{E}_0$$

$$D = E_3E_2 + E_3E_1E_0$$

$$5.11 \quad (a) \quad f_1 = \overline{C + D}$$

$$(b) \quad f_2 = (A + \bar{B} + D)(B + C + \bar{D})(\bar{A} + \bar{C})$$

$$(c) \quad f_3 = (A + \bar{B} + \bar{C} + \bar{D})(B + \bar{C} + D)(\bar{A} + B + C)(\bar{A} + C + D)$$




$$5.12 \quad f_1 = \bar{A}BE + A\bar{C}\bar{E} + ABD + B\bar{C} + A\bar{B}C\bar{D}E$$

$$f_2 = \bar{C}\bar{E} + A\bar{B}D + \bar{A}\bar{D}\bar{E} + ADE + \bar{B}CE + CDE + \bar{A}\bar{B}E$$

$$5.14 \quad (a) \quad f_1 = A\bar{B}\bar{C} + \bar{C}D + \bar{B}D + AD$$


$$(b) \quad f_2 = \bar{A}\bar{C}\bar{D} + B\bar{C} + \bar{A}B$$

5.15






5.16




5.17




5.18 (a)  $f_1 = \bar{A}\bar{B}\bar{C}\bar{D}E + \bar{A}B\bar{C}\bar{D}F + \bar{A}\bar{B}\bar{C}D\bar{E}\bar{F}$

(b)  $f_2 = (A + \bar{B} + \bar{C} + D + E + \bar{F})(\bar{A} + B + D + E + F)$   
 $(\bar{A} + B + C + \bar{E} + \bar{F})(A + \bar{C} + \bar{D} + E + F)(A + B + \bar{C} + E + F)$   
 $(A + \bar{B} + C + E + F)(A + \bar{B} + C + \bar{E} + F)(A + B + C + \bar{D})$   
 $(A + B + \bar{D} + E)(B + C + \bar{D} + E)(B + C + \bar{D} + F)$   
 $(A + \bar{B} + C + D)$

5.19 (a)



(b)



5.20  $t_{pd}(S_n) = 40 \text{ ns}$

$t_{pd}(C_n) = 40 \text{ ns}$

5.21  $f(A, B, C, D) = \bar{A}\bar{C} + \bar{A}\bar{B}D + \bar{A}B\bar{D} + \bar{B}CD + B\bar{C}D + BC\bar{D} + ACD$

5.22  $f(A, B, C, D) = \bar{B}D + \bar{C}D + AD + A\bar{B}\bar{C}$

5.23  $f(A, B, C, D, E) = A\bar{B}\bar{C}\bar{D}E + A\bar{C}\bar{E} + \bar{A}BE + ABD + B\bar{C}$

5.24 No


5.25 (a) Yes. Add one more term  $\bar{B}C$  in the expression (5.38).

5.26 (b) Yes. Static-0.


5.27 (b) Yes. Static-1.

## CHAPTER 6

6.1




6.5 (b)




6.11  $t_{pd} = 40 \text{ ns}$

6.16



6.21



## CHAPTER 7

7.14 (a)  $Y_1 = \overline{\overline{Q} \cdot J \cdot CK}$   
 $Y_2 = \overline{Q \cdot K \cdot CK}$

(b)  $Y_1 = \overline{CK \cdot D}$   
 $Y_2 = \overline{CK \cdot \overline{D}}$

(c)  $Y_1 = \overline{CK \cdot T \cdot \overline{Q}}$   
 $Y_2 = \overline{CK \cdot T \cdot Q}$

7.15 (a)  $S = D, R = \overline{D}$

(b)  $J = D, K = \overline{D}$

(c)  $D = J \cdot \overline{Q} + \overline{K} \cdot Q$

(d)  $S = T \cdot \overline{Q}, R = T \cdot Q$

(e)  $J = K = T$

(f)  $T = J \cdot \overline{Q} + K \cdot Q$

(g)  $T = D \oplus Q$


(h)  $D = S + \overline{R} \times Q$

(i)  $D = T \oplus Q$


(j)  $T = S\overline{Q} + RQ$

(k)  $J = S, K = R$

7.17




7.20




## CHAPTER 8

8.5 Count sequence:


$Q_2$	$Q_1$	$Q_0$
0	0	0
1	1	1
1	1	0
1	0	1
1	0	0
0	1	1
0	1	0
0	0	1





8.9 (a)




8.10




8.21



8.25




8.26 (b)



- 8.27 (a)  $D_1 = Q_1 \oplus X$   
 $D_0 = Q_0 \oplus Q_1$   
 $Z = \overline{Q_1} \cdot \overline{X_1} + Q_0$   
 (b) 001110

8.28



8.33 0100011010

- 8.34 (b) (a)-(i) yes, critical  
 (a)-(ii) yes, non-critical

## CHAPTER 9

- 9.4  $V_{UT} \approx 1.0042 \text{ V}$   
 $V_{LT} \approx 0.9938 \text{ V}$   
 9.10 (a)  $R = 1.5 \text{ k}\Omega$ ,  $C = 200 \text{ pF}$   
 (b)  $R = 10 \text{ k}\Omega$ ,  $C = 35 \text{ pF}$   
 9.11 (a) 134 Hz  
 (b) 180 Hz  
 9.12  $R_A = 1 \text{ k}\Omega$   
 $R_B = 2 \text{ k}\Omega$   
 $C = 4.67 \text{ nF}$   
 9.13 (b)  $T = 0.7 R_A C + \frac{R_A R_B}{R_A + R_B} C \ln \left( \frac{2R_A - R_B}{R_A - 2R_B} \right)$   
 (d) 48 k $\Omega$   
 (e)  $R_B < R_A/2$

## CHAPTER 10

10.1 5/255 V



10.2

Digital input			Analog output
$S_2$	$S_1$	$S_0$	$V$
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	-3
1	0	1	-2
1	1	0	-1
1	1	1	0

10.8 Less than 12/s

10.9 10/63 V

## CHAPTER 11

11.1 (a) 2 (b) 4 (c) 6 (d) 8

(e) 10 (f) 11 (g) 16 (h) 20

11.2 (a) (i) 0-3 (ii) 0-F (iii) 00-3F (iv) 00-FF

(v) 000-3FFF (vi) 000-7FFF (vii) 0000-FFFF (viii) 00000-FFFFF

(b) (i) 0-3 (ii) 00-17 (iii) 00-77 (iv) 000-377

(v) 0000-1777 (vi) 0000-3777 (vii) 000000-177777 (viii) 0000000-3777777


11.4 (a) 4 RAM chips and one 2-line-to-4-line decoder IC

(b) 2 RAM chips

(c) 32 RAM chips and one 4-line-to-16-line decoder IC


11.6 (a) 2 (b) 2 (c) 4

11.13




CHAPTER 12

12.1 (b)



(c)



12.4 The inputs of two 82S100 devices are to be connected in parallel to get 16 outputs.

12.11

$x_1$	$x_2$	$f$
0	0	1
0	1	0
1	0	0
1	1	1

12.12

0
1
1
0
1
0
0
1

**CHAPTER 13**

13.1	<i>Microprocessor</i>	<i>Address space</i>
	8080A	64 K bytes
	6800	64 K bytes
	8086	1 M bytes
	9900	64 K bytes
	Z8000	8 M bytes

13.2 256

13.3 (a) 8 RAMs and 1 EPROM

13.4 MVI A, 00H; SUB A; ANI 00H; XRA A

13.6	LXI H,	0A02H
	LDA	0A00H
	MOV	B, A
	LDA	0A01H
	CMP	B
	JZ	FINIS
	JC	GREAT
	MOV	M, A
	JMP	FINIS
	GREAT: MOV	M, B
	FINIS:	

13.7 LXI H, 01A0H

MVI M, 00H

13.9 ANI 0FH

13.11 12 bytes

13.14 POP PSW

POP H

POP D

POP B

EI

RET

**CHAPTER 14**

14.1 (a) Yes. It contains all the allowed characters.

(b) No. Character ‘•’ is not permitted.

- (c) No. Starting character can not be a numeral.  
 (d) Yes. Upper and lower case characters can be mixed.  
 (e) No. Hyphen (-) is not allowed.  
 (f) No. Two consecutive underscores are not allowed.
- 14.2 (a) ENTITY *NAND2* IS  
 PORT (*X, Y*: IN BIT; *Z*: OUT BIT);  
 END *NAND2*;
- (b) ENTITY *NAND3* IS  
 PORT (*A, B, C*: IN BIT; *Y*: OUT BIT);  
 END *NAND3*;
- 14.3 A 4:1 multiplexer is shown in Fig. below. It has four data inputs  $I_0, I_1, I_2,$  and  $I_3$  and two select inputs  $A$  and  $B$ . There is one output  $Y$ .




Fig. Prob. 14.3

The entity declaration is

```
LIBRARY IEEE;
USE IEEE STD_LOGIC_1164.ALL;
ENTITY MULTI_4 IS
PORT ( $I_0, I_1, I_2, I_3, A, B$ : IN STD_LOGIC;  $Y$ : OUT STD_LOGIC);
END MULTI_4;
```

- 14.4 (a) For 2-input NAND gate  
 ARCHITECTURE *df\_nand2* OF *NAND2* IS  
 BEGIN  
 $Z <= NOT (X AND Y) AFTER 10 ns$ ;  
 END *df\_nand2*;
- (b) For 3-input NAND gate  
 ARCHITECTURE *df\_nand3* OF *NAND3* IS  
 BEGIN  
 $Y <= NOT (A AND B AND C) AFTER 10 ns$ ;  
 END *df\_nand3*;

14.5 Figure 5.21 is redrawn below with the signals marked, and NAND gates numbered.




Fig. Prob. 14.5

```

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
-- Name of entity chosen is F_A
ENTITY F_A IS
PORT (A, B, CIN: IN STD_LOGIC; S, COUT: OUT STD_LOGIC);
END F_A;
ARCHITECTURE FA_STR OF F_A IS
COMPONENT NAND3
PORT (X1, X2, X3: IN STD_LOGIC; Y: OUT STD_LOGIC);
END COMPONENT;
COMPONENT NAND4
PORT (X4, X5, X6, X7: IN STD_LOGIC; Z: OUT STD_LOGIC);
END COMPONENT;
COMPONENT INV
PORT (P: IN STD_LOGIC; Q: OUT STD_LOGIC);
END COMPONENT;
COMPONENT NAND2
PORT (X8, X9: IN STD_LOGIC; R: OUT STD_LOGIC);
END COMPONENT;
SIGNAL AB, BB, CINB, S1, S2, S3, S4, S5, S6, S7: STD_LOGIC;
BEGIN
I1: INV PORT MAP (A, AB);
I2: INV PORT MAP (B, BB);
I3: INV PORT MAP (CIN, CINB);
N1: NAND3 PORT MAP (AB, B, CINB, S1);
N2: NAND3 PORT MAP (AB, BB, CIN, S2);

```

```

N3 : NAND3 PORT MAP (A, BB, CINB, S3);
N4 : NAND3 PORT MAP (A, B, CIN, S4);
N5 : NAND4 PORT MAP (S1, S2, S3, S4, S);
N6 : NAND2 PORT MAP (A, B, S5);
N7 : NAND2 PORT MAP (B, CIN, S6);
N8 : NAND2 PORT MAP (A, CIN, S7);
N9 : NAND3 PORT MAP (S5, S6, S7, COUT);
END FA_STR;

```

14.6

```

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY F_A IS
PORT (A, B, CIN: IN STD_LOGIC; S, COUT : OUT STD_LOGIC);
END F_A;
ARCHITECTURE FULL_ADDER OF F_A IS
BEGIN
S <= ((NOT A) AND B AND (NOT CIN)) OR
      ((NOT A) AND (NOT B) AND CIN) OR
      (A AND (NOT B) AND (NOT CIN)) OR
      (A AND B AND CIN) AFTER 15 ns;
COUT <= (A AND B) OR (B AND CIN) OR
        (A AND CIN) AFTER 10 ns;
END FULL_ADDER;

```