Site MapHelpFeedbackLearning Objectives
Learning Objectives
(See related pages)


From Chapter 7, we shall gain a basic understanding of the design of CMOS logic and memory circuits.
  1. Introduce CMOS Logic Gates
  2. Explore the voltage transfer characteristics of CMOS inverters
  3. Learn to design CMOS inverter, NOR, and NAND gates
  4. Learn to design complex CMOS logic gates
  5. Explore sources of static and dynamic power dissipation in CMOS logic
  6. Develop expressions for the rise time, fall time, propagation delay, and power-delay product of CMOS logic
  7. Develop expressions for CMOS noise margins
  8. Introduce the concept of dynamic logic and domino CMOS logic techniques
  9. Learn to design "cascade buffers" for driving high-load capacitances
  10. Explore layout of CMOS inverters and logic gates
  11. Understand the problem of "latchup" in CMOS technology







Jaeger: Microelect Ckt DesignOnline Learning Center

Home > Chapter 7 > Learning Objectives